In this paper, FPGA implementation of comb filter required for hearing aids useful for hearing impaired people suffering from sensorineural hearing loss has been proposed. The difficulties in algorithm implementation on FPGA based hardware is the complexity involved during design and it implementation. Here, a new approach has been used to implement comb filter on FPGA platform. This work describes the hardware miniaturization of the hearing aid system.
INTRODUCTION
Human ear consists of outer, middle and inner ear. According to the damage in the ear, hearing impaired are classified as conductive and sensorineural hearing impairment. Conventional hearing aid improves the problems of elevated thresholds, found in conductive hearing impairment, and does not provide improvement in qualitative speech presentation for sensorineural hearing-impaired people. Sensorineural hearing impairment takes place due to damage to the transduction mechanism of the inner ear. The problem of sensorineural hearing loss can be solved by development of digital hearing aids instead of going for surgical treatments [1] . Advancements in microelectronics and digital signal processing algorithms have given rise to superior digital hearing aids. System applications are miniaturized by improvement in field programmable gate array (FPGA) technology which allows development of increase in sophisticated features, reducing the size and lowering the power consumption of the devices.
The audibility enhancement of sensorineural hearing-impaired people is improved using comb filters [4] . Perceptually balanced comb filter with critical bandwidth based helps in reducing the spectral masking [4, 6] . The spectral splitting approach is obtained using pair of liner phase FIR comb filter with complimentary magnitude response for binaural dichotic presentation [4] - [6] , which improves the perception of moderate bilateral loss hearing impaired people.
Earlier literature investigation shows that the DSP processors are being used to implement the FIR filter banks. Few researchers have attempted to implement filter algorithm on FPGA. Lunar and Hellgren [5] implemented an 8-channel digital filter bank on DSP processor. Filters implemented on DSP processor were complementary interpolated linear phase FIR filters of 700Hz of constant bandwidth. In the literature [6] , the increase of frequency bands to eighteen has been proposed. The research work has been carried out in real time using two TI/TMS320C50 DSP processors. Ghamry [10] has developed algorithm using stationary wavelet packets with noise reduction for hearing impaired. The processing core is implemented on Xilinx FPGA XC2VP30 containing LM4550 (audio codec). Derouiche [12] filter using wavelet techniques was implemented on FPGA (Virtex5) for cochlear implant people. Kambalimath et al. [13] conveyed that for applications concerning highly parallel computations, FPGAs are more suitable than Digital signal processing chips.
The objective of this paper is to miniaturize the filter implementation system. In this paper, an attempt to implement the comb filter using FPGA has been proposed. For the scheme of spectral splitting, a pair of complementary comb filters, from the filter sets has been used. These pair of comb filters have nine pass bands consistent with auditory critical bandwidths filters [6] . The comb filter is designed using direct form-1 structure with basic principle of convolution and with two inputs basic adder, adder tree is used to add the result of all multiplications involved. The HDL coder is used to convert MATLAB code into synthesizable VHDL code for FPGA implementation. The HDL code is optimized for hardware implementation and verified. The RTL schematic and simulated results of generated VHDL code is been presented and discussed.
The paper is organized with introduction in section 1, section 2 discusses the methodology used for implementation and results are presented in section 3. Finally, conclusion is presented in section 4.
METHODOLOGY
The methodology uses spectral splitting with comb filters based on auditory critical bandwidths and the responses obtained are optimized for low perceived spectral distortion.
For binaural splitting of speech signal, filters were designed using linear phase FIR filters. Frequency sampling technique was used to design these filters [2] , [3] . In the frequency sampling technique, the desired frequency response H(e jω ) is sampled at a set of uniformly spaced frequencies, The filter coefficients of these set of samples are determined using Inverse Discrete Fourier transform (IDFT) as, 
The L uniformly spaced samples of the frequency response H(e jω ) are given as:
A MATLAB program was developed to generate 512-filter coefficients of comb filter. In initial stage, 512 coefficient comb filters were designed. The Fig.1 shows the magnitude response of the designed filters having nine pass-bands corresponding to auditory critical bandwidths [7] . The auditory critical bandwidths having center frequency (Fcentre) and pass-band frequency (Fpass) upto 5kHz are shown in Table. 1. However, the filter designed using MATLAB HDL coder was not properly synthesized into FPGA. Therefore, a new approach for designing the comb filter for synthesizable FPGA implementation is been proposed here. The direct form-I filter approach, using the generated coefficients, is been used for designing the odd and even filter bank which uses the basic steps of convolution, as shown in Fig.2 . Since the basic adder has only two inputs, the adder tree is used to add results of all multiplication. This approach makes the MATLAB code synthesizable into FPGA.
The transfer function used for implementation is given as, if filter input and output are X(z) and Y(z) are respectively, then H(z) is given as:
where, ai is a filter coefficient hence N is order of filter and N+1 is length of filter. The difference equation for odd filter bank is given by Eq. (2) . h(1),. .., h(512) are odd filter bank coefficient. Similarly, the difference equation for even filter bank is given by Eq. (7). where, g(0), g(1),..., g(512) are even filter bank coefficients. 
.. + h(512)u(n-512) (6) where, the length of filter is 513 and order of filter is 512 and h(0),
Outg = g(0)u(0) + g(1)u(n-1) + .... + g(512)u(n-512) (7)
IMPLEMENTATION OF FILTER AND RESULTS
The eighteen bands obtained from auditory critical bandwidths using pair of complementary comb filters from the filter sets were used to implement the algorithm. An input speech signal in vowel consonant vowel (VCV) context is fed to the system. The filter bank splits the input speech signal into even and odd bands. The magnitude response for critical band filter using MATLAB code for two input speech signals are shown in Fig.3 and Fig.4 respectively. Once the MATLAB simulated results are verified, the HDL coder is used to convert the MATLAB code into VHDL code. The generated VHDL code is synthesized and the RTL schematic is generated using XILINX 14.2 for verification. The generated RTL schematic for comb filter is shown in Fig.5 and detailed RTL schematic is shown in Fig.6 . The generated RTL schematic shows that the implemented filter structure in FPGA have 14-bit input called xin. The output signal obtained for even and odd bands are namely gout and hout respectively, both of 14 bits. The comb filter has been implemented on Xilinx Spartan-6 FPGA. The Fig.7 shows the simulated test bench waveform using ModelSim for the implemented comb filter. The implementation of this filter utilized 7% of total slice registers, 88% of slice LUT's, 5% of LUT-FF pairs and 11% of bonded IOB's, indicating a scope to implement additional processing blocks required for hearing aid. The averaged power spectrums for unprocessed and processed test speech signal are observed, as shown in Fig.8 . The PSD of the processed signal was obtained in the complementary form with respect to each other. The advantage of using the power spectrum is that high amplitude spectral peaks, which gives more information about the place feature of articulation, are emphasized more than the smaller peaks. The Fig.9 shows the experimental setup for FPGA implementation. For implementation the Xilinx spartan6 XC6SLX45 CSG324 FPGA from Digilent has been used. The FPGA board is connected to the computer system via Ethernet and USB cable. The samples are taken from the computer and being applied to the FPGA board by means of Ethernet cable. The signal is processed in FPGA and the processed output signal is available using Ethernet cable on computer. 
CONCLUSION
A comb filter based on auditory critical bandwidth having 512 coefficients is designed and implemented on FPGA. The developed algorithm uses set of filter coefficients, which are obtained from frequency sampling technique. A new approach helps to implement this comb filter on FPGA, with no conversion complexity making it a significant improvement. Interestingly, the magnitude response of these filters is optimized for low perceived spectral distortion by having low pass band ripple and high stop band attenuation, hence useful for moderate loss sensorineural hearing-impaired people. The low resource requirement of FPGA design shows the significance of the method, which can be effective for development of binaural hearing aids.
